The importance of energy-especially for ultraportable sensor-based platforms for the Internet-of-Things (IoT). Processors for these IoT applications primarily operate at nearthreshold (NT) voltages and have multiple power modes. Achieving high conversion efficiency within the DC-DC converter that supplies these processors is critical since energy consumption of the DC-DC/processor system is proportional to the DC-DC converter efficiency. The DC-DC converter must maintain high efficiency over a large load range generated from the multiple power modes of the processor. This paper presents a fully integrated step-down self-oscillating switched-capacitor DC-DC converter that is capable of meeting these challenges. The area of the converter is 0.0104 mm 2 and is designed in 28 nm ultra-thin body and buried oxide fully-depleted SOI (UTBB FD-SOI). Back-gate biasing within FD-SOI is utilized to increase the load power range of the converter. With an input of 1 V and output of 460 mV, measurements of the converter show a minimum efficiency of 75% for 79 nW to 200 µW loads. Measurements with an off-chip NT processor load show efficiency up to 86%. The converter's large load power range and high efficiency make it an excellent fit for energyconstrained processors.
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The relevance of energy-constrained processors [1] [2] [3] [4] [5] [6] in sensor-based platforms for Internet-of-Things (IoT) applications continues to grow. These processors typically operate at near-threshold (NT) voltages since operation at NT significantly reduces energy consumption but avoids the large variance and performance penalties associated with sub-threshold voltages [1] . While operating at NT, energy-constrained processors utilize multiple active and standby power modes to achieve further energy savings [2] [3] [4] . The NT voltage must be supplied during each of these power modes to ensure functionality within always-on blocks such as memory, timers, and interrupt controllers [3, 4] . As shown in Figure 1 , NT voltages are typically supplied to energy-constrained processors by a DC-DC converter with a system supply or battery. The DC-DC converter is a critical block since the energy consumption of the DC-DC/processor system is proportional to the efficiency of the DC-DC converter. Achieving high efficiency in the DC-DC converter is therefore essential to realize energy savings associated with NT operation of the processor. Maintaining high efficiency over a large load range is also required since toggling between active and standby power modes induces 200× [2] to 6000× [3] changes in load power. Fully integrated switched-capacitor (SC) DC-DC converters are a logical choice for supplying energy-constrained processors as they can achieve high efficiency within digital CMOS processes [7] . However, achieving high efficiency in a SC DC-DC converter is challenging for the multiple order-of-magnitude changes in load power associated with different processor power modes. The SC self-oscillating topology [8] is a promising choice to meet this challenge due to its minimal control circuitry overhead and interleaved structure. The step-up self-oscillating topology introduced in [8] showed an efficiency of over 70% over a five order-of-magnitude change in load power. This performance was achieved with a step-up configuration, a varying (above-threshold) output voltage, and with charge-transfer switches operating well above the threshold voltage
In this work, the first (2:1) step-down selfoscillating DC-DC converter with a NT output voltage (V OUT ) is presented [9] . It is designed in 28 nm ultra-thin body and buried oxide fullydepleted SOI (UTBB FD-SOI). The NT output voltage levels limit the maximum load power range within the self-oscillating topology since the |V GS | of the charge-transfer switches is at or below the threshold voltage. This results in a low overdrive voltage, which subsequently limits the maximum load current that the charge-transfer switches can handle. Additionally, the maximum oscillation frequency of the self-oscillating topology is limited from such low |V GS | voltages. To address both of these previous limitations associated with low |V GS |, this work utilizes body-biasing, or back-gate biasing, within the converter to increase the maximum load power. Back-gate biasing and the self-oscillating topology together enable a large load power range with high efficiency. Section 2 describes the similarities and differences of a conventional SC converter to the self-oscillating converter. The operation of the self-oscillating converter and the details of back-gate biasing are also described. Section 3 presents measurement results. Section 4 concludes the paper.
Self-Oscillating DC-DC Converter
Conventional Switched-Capacitor DC-DC Converter A conventional 2:1 SC DC-DC converter is shown in Figure 2 . This converter steps down the input voltage (V IN ) through a SwitchedCapacitor Network (SCN). During a charge phase (ϕ charge ), V IN charges C fly and delivers charge to the output. A charge phase requires that only S 1 and S 3 be turned ON. During a discharge phase (ϕ discharge ), the charge stored previously on C fly is discharged to the output. The discharge phase requires that only S 2 and S 4 to be ON. The Clock Generator and Switch Signal Generator blocks provide signals to the gates of the switches (S 1 -S 4 ) that ensure the correct charge or discharge phase configuration. The self-oscillating converter, which is explained in the subsequent paragraph, has an SCN that operates in the same manner as the conventional converter, but it does not require the Clock Generator and Switch Signal Generator blocks. Eliminating the need for clock generation and level conversion overhead is advantageous for low power systems since they are the dominant power losses at sub-5 µW loads [8, 10] .
figure: A conventional 2:1 switchedcapacitor topology
Step-Down Self-Oscillating DC-DC Converter: The 2:1 self-oscillating DC-DC converter is shown in Figure 3a . It is comprised of two stacked ring oscillators. The oscillators are synchronized through the fly capacitors (C fly,1-5 ) and coupling capacitors Cc within the delay cell. The delay cell determines the oscillation frequency of the stacked ring oscillators. Modulating the oscillation frequency is used to maintain the output voltage over changes in load power. During oscillation, the SCN within each of the five stages alternates between a charge phase and discharge phase in the same manner as the conventional 2:1 converter shown previously in Figure 2 . The converter is interleaved since each of the five stages delivers charge at different phase times. The simulated output from a single stage is shown in Figure 3b . The charge-transfer transistor lengths in each stage are twice the size of the minimum length to ensure leakage does not affect functionality at nW loads [11] . Only thin-oxide transistors are used within the converter. The fly capacitor in each stage is a 27pF MIM capacitor. In other words, there is 5 × 27 pF fly capacitance. Unlike MOS capacitors, the MIM capacitor does not suffer from large voltage dependences at near-threshold voltages or large bottom-plate capacitance losses. For the (active) load power levels in this design, bottom-plate capacitance is a dominant loss component.
The converter adjusts to changes in load power by tuning the delay within the delay cell. The delay cell (Di) within each stage determines the frequency of oscillation of the converter. As shown in Figure 3c , the delay cell consists of two leakage-based delay blocks [8] (topdelay and botdelay). These delay blocks operate identically and are coupled through a 0.2 pF MIM coupling capacitor Cc. The botdelay delay element from Stage 1 operates as follows. When the input to the delay cell (INL D1 ) transitions, two transistors within the positive feedback loop begin to leak between the drain and source. For example, for a low-to-high transition at INL D1 , transistor A (B) has source-drain (drain-source) leakage. At some point, the leakage in A and B flips the state of the positive feedback loop and drives bot,2 low-to-high. The transistor T P is used to increase (decrease) the time to flip the state of the positive feedback loop by lowering (increasing) V CTRL . Unlike [8] , this design does not use an additional coupling capacitor between top,2 and bot,2 since simulations showed that it had minimal effect on the converter performance.
This subsection described the operation of the step-down self-oscillating converter. In the next subsection, the effects of back-gate biasing on the converter's performance are presented. Back-gate biasing affects both the delay cell and charge-transfer switches within the converter.
Back-Gate Biasing
Back-gate biasing is used to improve the performance of the converter. More specifically, back-gate biasing increases the maximum load power of the converter for two reasons. First, back-gate biasing increases the maximum drive strength of the charge-transfer switches. Since charge-transfer switches operate at or below the threshold voltage, the effect of back-gate biasing on drive strength is large. Second, back-gate biasing on the transistors within the delay cell increase leakage between the drain and source within the positive feedback loop, and thus, shift the oscillation frequency range to a higher values.
Back-gate biasing in UTBB FD-SOI is more effective in altering a transistor's threshold voltage (V th ) than in nanoscale bulk CMOS for two reasons [12] . First, the range of bias voltages is not limited by diode conduction since the back-gate node is isolated from the drain and source. Second, the body-bias factor (γ) is much larger than bulk CMOS. For example, 28 nm UTBB FD-SOI has γ ≈ 85 mV/V, while bulk 28 nm CMOS has γ ≈ 25 mV/V. The converter takes advantage of the large bias range and high body-bias factor in order to increases its load power range.
The back-gate biasing configuration for the converter is shown in Figure 4 where K C is 1 and K S is 4 for the 2:1 converter, Ctot is the total fly capacitance (135 pF), and Gtot is the summed switch conductance. In order to account for back-gate bias voltages in R O , Gtot needs to be identified. Gtot is described by GO=K*Wi/Li∑ 1 KI(VGSi -Vth,i)....... (2) where m is the number of switches in one stage of the converter, k is the total number of stages within the converter, L i and W i are the charge-transfer switch sizes, K i is the technology constant, and V GSi is the gate-source voltage of the chargetransfer switch. From Equation (2), it can be seen that decreasing the threshold voltage (V th,i ) through increased V BB results in a larger overdrive voltage, and thus, a larger Gtot. Using the back-gate biasing configuration from Figure 4 , Equation ( 2) expands to
...(3)
Using Gtot from Equation (3), the converter's total output impedance R O from Equation (1) To further clarify the effects of V BB on P OUT,max , Figure 5c shows the increase in P OUT,max as V BB is increased from 0 to 3 V. P OUT,max is estimated from Equation (1) using only the R FSL contribution and is normalized to the value of P OUT,max with V BB = 0 V. Increasing V BB in the proposed converter from 0 to 3 V increases the P OUT,max by 4.5×.
Measurement Results
Measurement results from the 28 nm UTBB FD-SOI test chip are presented in this section. As shown in the annotated microphotograph of the test chip (Figure 6 ), all blocks within the converter are placed into a standard cell frame consisting of three power rails. This block organization simplifies the power routing and back-gate bias well connections between the five stages. The total area of the converter is 0.0104 mm 2 . The back-gate bias well area increases the total converter area by 3.7%.
Due to the stacked ring oscillators, the selfoscillating converter is able to start-up without any auxiliary start-up control circuitry. Removing this control circuitry is especially beneficial in terms of efficiency at nW load powers (e.g., standby mode). A measurement of the converter at start-up is shown in Figure 7 . An input voltage (V IN ) is stepped from 0 V to 1 V using the maximum slew-rate of an off-chip voltage source. For both output power levels (P OUT = 0 µW and P OUT = 100 µW), the converter stabilizes at approximately the same time that V IN reaches 1 V. At P OUT = 0 µW, the power consumption of the DC-DC converter is 15.6 nW. efficiency closely matches the efficiency of the (current source) test load. With the processor load at f CPU = 6 MHz, the converter operates with a peak efficiency of 86%. The processor's load power is adjusted by changing the operation frequency of the processor load (f CPU ) over a range of 5 MHz to 25 MHz.
To adjust for changes in the load, the control voltage (V CTRL ) needs to be adjusted. Figure 8b shows the control voltage (V CTRL ) required to tune the converter's oscillation frequency (f SW ) in order to achieve the efficiencies shown previously in Figure 8a . At V BB = 0 V, increasing the V CTRL is effective in increasing the P OUT up to approximately 5 µW. At P OUT = 5 µW, the drive strength of the charge-transfer is limited with V BB = 0 V. Moving to larger P OUT (>5 µW) requires the back-gate biasing to be increased to V BB = 1 V. The measured results of nine test chips in Figure  8b show the distribution of V CTRL required to meet a sleep (P OUT ≈ 200 nW) and an active load (P OUT ≈ 100 µW). The standard deviation of V CTRL at the larger load power (i.e., active load) is a result of the larger V BB (i.e., 1 V). Increasing V BB decreases the transistors V th . For a fixed VGS, a lower V th results in an increased inversion level within the (leakage-based) delay cell transistors. As a result, V CTRL is less sensitive to intra-die variations at the active load. The V CTRL is adjusted using an off-chip voltage source; adding closed-loop control circuitry of V CTRL to meet load power demands has minimal impact on conversion efficiency [8] , even by the lowest load power supported in this work (i.e., 79 nW).
The efficiency of the converter as a function of V OUT at P OUT = 5 µW is shown in Figure 8c . The output impedance of the converter is reduced by increasing V BB to 1 V. A large V BB increases the switching frequency and drive strength of the charge-transfer switches. This allows for the converter to achieve larger values of V OUT before efficiency tapers off. At V BB = 0 V and V BB = 1 V, the peak efficiency is at V OUT = 0.45 V and V OUT = 0.47 V, respectively.
In addition to achieving high efficiencies, the converter needs to have high power density (mW/mm 2 ) in order to be a cost-effective fully integrated solution. Achieving high power density in converters that operate with belowthreshold voltage levels is challenging to the low overdrive voltages of the charge-transfer switches [15] . State-of-the-art power densities for DC-DC converters with near-threshold output voltages are between 2 and 20 mW/mm 2 . By using a self-oscillating converter topology with back-gate biasing, the power density can be significantly improved over the state-of-the-art. The measured power density of the converter for multiple back-gate bias voltages is shown in Figure 9 . The power density of the converter can be increased by applying a larger V BB . At V IN = 1 V, the maximum power density is 65 mW/mm 2 . At V IN = 1.2 V, the maximum power density is 184 mW/mm 2 . The maximum power density is larger at V IN = 1.2 V since there is a larger overdrive on all the switches within the top ring oscillator (switches S 1 and S 2 ) of the converter. The larger overdrive voltage allows for a larger output current to be driven through the switches, thus giving a larger power density . The converter is compared to state-of-the-art SC DC-DC converters in Table 1 . The converter from [16] achieves the closest load range performance to the proposed converter, but at a lower power density. The converter in [5] has the closest power density, but it has a much smaller load range. Additionally, the size of C OUT in [5] is not reported. The proposed converter does not use any additional on-or off-chip C OUT and maintains a ripple ≤10% of V OUT . In relation to others, the proposed converter has a higher power density and is able to achieve a high minimum efficiency over a larger load power range as highlighted in Figure  10 . The load power range is defined as the maximum (P OUT,max ) and minimum (P OUT,min ) load power levels at the output of the DC-DC converter 
Conclusions
A fully integrated step-down self-oscillating switched-capacitor DC-DC converter was presented. The converter was fabricated in 28 nm UTBB FD-SOI. The self-oscillating topology and utilization of back-gate biasing allowed the converter to achieve high efficiency over a large load power range. A minimum efficiency of 75% for 79 nW to 200 µW loads was achieved. Similar efficiency results were achieved with an off-chip processor in active mode. The converter's peak efficiency with an off-chip processor load is 86% at V OUT = 460 mV. The power density is over 60 mW/mm 2 with backgate biasing of V BB ≥ 1 V. The large load power range, high power density, and high efficiency make the proposed converter an excellent match for near-threshold energy-constrained processors
